Home › Static timing analysis of digital electronic circuits using non-default constraints known as exceptions

Static timing analysis of digital electronic circuits using non-default constraints known as exceptions

US Patent 6237127 · Granted May 22, 2001

Estimated economic value: $53,106,000 ⓘ

Assignee