Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for controlling image size of integrated circuits on wafers supported on hot plates during post exposure baking of the wafers

Method for controlling image size of integrated circuits on wafers supported on hot plates during post exposure baking of the wafers

US Patent 6235439 · Granted May 22, 2001

Estimated economic value: $28,959,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for detection of photolithographic defocus2005
Method of photolithographic exposure dose control as a function of resist sensit2005
Feedback method utilizing lithographic exposure field dimensions to predict proc2004
Feed-forward lithographic overlay offset method and system2004
Method of photolithographic exposure dose control as a function of resist sensit2004
Method and arrangement for controlling image size of integrated circuits on wafe2003
Capacitive alignment structure and method for chip stacking2003
Fluid container with a keying means to prevent improper fluid loading in a fluid2002
Method for controlling image size of integrated circuits on wafers supported on 2002
Dual use alignment aid2002
Method and apparatus for adjusting a tilt of a lithography tool2001
Hot plate with in situ surface temperature adjustment2000