Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus that allows the logic state of a logic gate to be tested when stopping or starting the logic gate's clock

Method and apparatus that allows the logic state of a logic gate to be tested when stopping or starting the logic gate's clock

US Patent 6233707 · Granted May 15, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Private memory management using utility thread2025
Color state techniques for graphics processors2025
Hardware support for conversion between integer and floating-point data2025
Preemption techniques for memory-backed registers2025
On-demand memory allocation2025
Multi-stage thread scheduling2025
SIMD operand permutation with selection from among multiple registers2024
Cache footprint management2024
Tiled processor communication fabric2024
On-demand memory allocation2023
Private memory management using utility thread2023
SIMD operand permutation with selection from among multiple registers2023