Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mapping shared DRAM address bits by accessing data memory in page mode cache status memory in word mode

Mapping shared DRAM address bits by accessing data memory in page mode cache status memory in word mode

US Patent 6233665 · Granted May 15, 2001

Estimated economic value: $21,304,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for controlling concurrent cache replace and return across an asynchronou2003
Memory control unit using a programmable shift register for generating timed con2000
System for simultaneously accessing two portions of a shared memory2000
Scalable memory controller1999
Memory control unit providing optimal timing of memory control sequences between1999
Memory control unit using preloaded values to generate optimal timing of memory 1999
Apparatus and method for dynamic memory refresh1998
Memory controller having automatic RAM detection1998