Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory control unit providing optimal timing of memory control sequences between different memory segments by optimally selecting among a plurality of memory requests

Memory control unit providing optimal timing of memory control sequences between different memory segments by optimally selecting among a plurality of memory requests

US Patent 5920898 · Granted Jul 6, 1999

Estimated economic value: $28,718,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for controlling concurrent cache replace and return across an asynchronou2003
Mapping shared DRAM address bits by accessing data memory in page mode cache sta2001
Memory control unit using a programmable shift register for generating timed con2000
System for simultaneously accessing two portions of a shared memory2000
Scalable memory controller1999
Scalable memory controller1999
Memory control unit using preloaded values to generate optimal timing of memory 1999
Apparatus and method for dynamic memory refresh1998
Memory controller having automatic RAM detection1998