Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self test method for measuring clock to out delays

Built-in self test method for measuring clock to out delays

US Patent 6233205 · Granted May 15, 2001

Estimated economic value: $67,094,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Helmet mounted multispectral illumination device2025
Methods of making integrated circuit products2015
Accelerator having acceleration channels formed between covalently bonded chips2014
Accelerator having acceleration channels formed between covalently bonded chips2014
In system reflow of low temperature eutectic bond balls2014
Accelerator having a multi-channel micro-collimator2014
Accelerator on a chip having a grid and plate cell2013
Accelerator on a chip having a cold ion source2013
Through-substrate via having a strip-shaped through-hole signal conductor2013
Accelerator having acceleration channels formed between covalently bonded chips2013
Preventing breakage of long metal signal conductors on semiconductor substrates2013
Integrated semiconductor substrate structure using incompatible processes2012