Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bitline latch switching circuit for floating gate memory device requiring zero volt programming voltage

Bitline latch switching circuit for floating gate memory device requiring zero volt programming voltage

US Patent 6233177 · Granted May 15, 2001

Estimated economic value: $67,094,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory cell with charge storage element and method of programming2011
Three-terminal non-volatile memory element with hybrid gate dielectric2010
Non-volatile memory cell with charge storage element and method of programming2009
PMOS three-terminal non-volatile memory element and method of programming2008
Method of programming a three-terminal non-volatile memory element using source-2008
Fail-safe method of updating a multiple FPGA configuration data storage system2006
Structure and method for verifying data in a non-JTAG device from a JTAG device 2006
Structure and method for writing from a JTAG device with microcontroller to a no2005
Circuits and methods for identifying a defective memory cell via first, second a2004
In-system programmable flash memory device with trigger circuit for generating l2003
Tunable circuit for detection of negative voltages2003
Automatic bitline-latch loading for flash prom test2003