Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process of making CMOS device structure having an anti-SCE block implant

Process of making CMOS device structure having an anti-SCE block implant

US Patent 6232164 · Granted May 15, 2001

Estimated economic value: $3,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional stacking structure2020
Package structure having magnetic bonding between substrates2018
Three-dimensional stacking structure and manufacturing method thereof2017
RF seal ring structure2005
Method for measuring capacitance-voltage curves for transistors2005
Self-aligned process for a stacked gate RF MOSFET device2004
Lossless microstrip line in CMOS process2003
Structure to reduce the degradation of the Q value of an inductor caused by via 2003
Lossless microstrip line in CMOS process2002
Self-aligned process for a stacked gate RF MOSFET device2002
Lossless co-planar wave guide in CMOS process2002
High Q inductor with Cu damascene via/trench etching simultaneous module2002