Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Lossless microstrip line in CMOS process

Lossless microstrip line in CMOS process

US Patent 6664635 · Granted Dec 16, 2003

Estimated economic value: $6,853,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional stacking structure2020
Package structure having magnetic bonding between substrates2018
Three-dimensional stacking structure and manufacturing method thereof2017
RF seal ring structure2005
Self-aligned process for a stacked gate RF MOSFET device2004
Structure to reduce the degradation of the Q value of an inductor caused by via 2003
Lossless microstrip line in CMOS process2002
Lossless microstrip line in CMOS process2002
Self-aligned process for a stacked gate RF MOSFET device2002
Lossless co-planar wave guide in CMOS process2002
High Q inductor with Cu damascene via/trench etching simultaneous module2002
Method to reduce a reverse narrow channel effect for MOSFET devices2001