Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test system and methodology to improve stacked NAND gate based critical path performance and reliability

Test system and methodology to improve stacked NAND gate based critical path performance and reliability

US Patent 6216099 · Granted Apr 10, 2001

Estimated economic value: $6,300,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Input stage for a power converter2025
Radiopharmaceutical synthesis device2024
Waste gas treatment device for radiopharmaceutical synthesis2024
Primary side controlled LED driver with ripple cancellation2018
Energy channelling single stage power converter2018
Multi-well time-lapse nodal analysis of transient production systems2014
Method of determining the doping concentration across a surface of a semiconduct2002
Method and apparatus for determining the robustness of memory cells to alpha-par2002
Method of determining the doping concentration and defect profile across a surfa2001
Method for electronically measuring size of internal void in electrically conduc2001
Method and apparatus for determining the robustness and incident angle sensitivi2001
Method of determining the doping concentration across a surface of a semiconduct2001