Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic device architecture with super-regions having logic regions and a memory region

Programmable logic device architecture with super-regions having logic regions and a memory region

US Patent 6215326 · Granted Apr 10, 2001

Estimated economic value: $205,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for low power modes for programmable logic devices2025
Preform assembly for drawing multicore or holey optical fibre and method of manu2025
Cutoff shifted optical fibre2023
Peripheral tool2022
Systems and methods for detecting and mitigating programmable logic device tampe2022
Cut-off shifted optical fibre with large effective area2022
Memory device random option inversion2021
Dynamic scan chain and method2021
Peripheral tool2020
Techniques for protecting security features of integrated circuits2020
Systems and methods for detecting and mitigating of programmable logic device ta2020
Methods and circuitry for programming non-volatile resistive switches using vari2020