Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to produce dual polysilicon resistance in an integrated circuit

Method to produce dual polysilicon resistance in an integrated circuit

US Patent 6211031 · Granted Apr 3, 2001

Estimated economic value: $2,255,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single wire transmission without clock synchronization2012
Method for forming corrosion inhibited conductor layer2004
Polysilicon structures with different resistance values for gate electrodes, res2003
Implant method for forming Si3N4 spacer2003
Fabrication methods of vertical metal-insulator-metal (MIM) capacitor for advanc2003
Method of controlling and improving SOG etchback etcher2002
Implant method for forming Si3N4 spacer2002
Method for preparing a semiconductor wafer to receive a protective tape2001
Method to prevent auto-doping induced threshold voltage shift2001
Method of fabricating polysilicon structures with different resistance values fo2000
Method of fabricating polysilicon structures with different resistance values fo2000
Method of simplified contact etching and ion implantation for CMOS technology2000