Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated process for ashing resist and treating silicon after masked spacer etch

Integrated process for ashing resist and treating silicon after masked spacer etch

US Patent 6207565 · Granted Mar 27, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fuse-based logic repair2020
Reducing or avoiding mechanical stress in static random access memory (SRAM) str2019
Charge trapping split gate embedded flash memory and associated methods2018
System and method of varying gate lengths of multiple cores2016
Line-edge roughness improvement for small pitches2016
Semiconductor device having high mobility channel2016
System and method of varying gate lengths of multiple cores2015
Line-edge roughness improvement for small pitches2014
Electrostatic discharge (ESD) protection device for use with multiple I/O standa2012
Self-aligned patterning method by using non-conformal film and etch for flash me2011
Use of a polymer spacer and Si trench in a bitline junction of a flash memory ce2011
Use of a polymer spacer and Si trench in a bitline junction of a flash memory ce2010