Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process scheme to form controlled airgaps between interconnect lines to reduce capacitance

Process scheme to form controlled airgaps between interconnect lines to reduce capacitance

US Patent 6204200 · Granted Mar 20, 2001

Estimated economic value: $50,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Formation of a layer on a semiconductor substrate2018
High-productivity porous semiconductor manufacturing equipment2018
Method of fabricating a metal wrap through solar cell2016
Apparatus for forming porous silicon layers on at least two surfaces of a plural2016
Methods for selectively coating three-dimensional features on a substrate2015
Structure and method for creating a reusable template for detachable thin film s2015
High-productivity porous semiconductor manufacturing equipment2015
Porous silicon electro-etching system and method2015
MWT architecture for thin SI solar cells2014
Methods for liquid transfer coating of three-dimensional substrates2013
Method of creating reusable template for detachable thin film substrate2013
Double-sided reusable template for fabrication of semiconductor substrates for p2012