Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Constrained register sharing technique for low power VLSI design

Constrained register sharing technique for low power VLSI design

US Patent 6195786 · Granted Feb 27, 2001

Estimated economic value: $52,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for graphical reticulated attack vectors for internet of thing2025
System and method for incremental learning using a grow-and-prune paradigm with 2025
System and method for testing for SARS-COV-2/COVID-19 based on wearable medical 2025
System and method for security in Internet-of-Things and cyber-physical systems 2024
Ternary in-memory accelerator2024
System and method for energy efficient sensors with compression, artificial inte2023
Apparatuses, methods, and systems for access synchronization in a shared memory2023
Method and system for neural network synthesis2022
Ternary in-memory accelerator2022
Approximate cache memory2021
Apparatuses, methods, and systems for access synchronization in a shared memory2021
Stress detection and alleviation system and method2021