Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of design for testability at RTL and integrated circuit designed by the same

US Patent 6185721 · Granted Feb 6, 2001

Estimated economic value: $160,000

Assignee

Inventors

View full patent text on Google Patents →