Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for multiple phase polishing of a conductive layer in a semidonductor wafer

Method for multiple phase polishing of a conductive layer in a semidonductor wafer

US Patent 6184141 · Granted Feb 6, 2001

Estimated economic value: $6,888,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Damascene metal-insulator-metal (MIM) device with improved scaleability2016
Metal-insualtor-metal (MIM) device and method of formation thereof2015
Metal-insulator-metal (MIM) device and method of formation thereof2014
Diode and resistive memory device structures2014
Metal-insulator-metal-insulator-metal (MIMIM) memory device2014
Metal-insulator-metal (MIM) device and method of formation thereof2013
Semiconductor device formed by a replacement gate approach based on an early wor2013
Methods for forming a memory cell having a top oxide spacer2013
Damascene metal-insulator-metal (MIM) device with improved scaleability2012
Methods for forming a memory cell having a top oxide spacer2012
CMP system and method using individually controlled temperature zones2012
Reduced defectivity in contacts of a semiconductor device comprising replacement2012