Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interruptable multiple execution unit processing during operations utilizing multiple assignment of registers

Interruptable multiple execution unit processing during operations utilizing multiple assignment of registers

US Patent 6178499 · Granted Jan 23, 2001

Estimated economic value: $70,372,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for intelligently buffer tracking for optimized dataflow wit2025
Systems and methods for intelligently buffer tracking for optimized dataflow wit2023
Systems and methods for intelligent graph-based buffer sizing for a mixed-signal2023
Systems and methods for intelligently buffer tracking for optimized dataflow wit2021
Systems and methods for implementing operational transformations for restricted 2021
Tiered register allocation2013
Device and software for screening the skin2012
VLIW optional fetch packet header extends instruction set space2010
Software source transfer selects instruction word sizes2009
Partitioning symmetric nodes efficiently in a split register file architecture2006
Method for software pipelining of irregular conditional control loops2005
Microprocessor with an instruction immediately next to a branch instruction for 2005