Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for intelligent graph-based buffer sizing for a mixed-signal integrated circuit

Systems and methods for intelligent graph-based buffer sizing for a mixed-signal integrated circuit

US Patent 11625519 · Granted Apr 11, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for mixed-signal computing2025
Systems and methods for implementing an intelligence processing computing archit2025
Systems and methods for mapping matrix calculations to a matrix multiply acceler2025
Systems and methods for mapping matrix calculations to a matrix multiply acceler2025
Method and apparatus for the detection of anomalies in two-dimensional digital i2025
Systems and methods for intelligently buffer tracking for optimized dataflow wit2025
Systems and methods for intelligently buffer tracking for optimized dataflow wit2025
Systems and methods for intelligently buffer tracking for optimized dataflow wit2025
Systems and methods for enhancing inferential accuracy of an artificial neural n2025
Systems and methods for implementing an intelligence processing computing archit2024
Tile subsystem and method for automated data flow and data processing within an 2024
Tile subsystem and method for automated data flow and data processing within an 2024