Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of minimizing power use in programmable logic devices

Method of minimizing power use in programmable logic devices

US Patent 6172518 · Granted Jan 9, 2001

Estimated economic value: $77,634,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated pipeline insertion on a bus2021
Interface firewall for an integrated circuit of an expansion card2020
System level circuit design2014
Deadlock-resistant bus bridge with pipeline-restricted address ranges2011
Reconfiguration of a programmable logic device using internal control2007
FPGA configuration memory with built-in error correction mechanism2006
Embedded function units with decoding2005
Reconfiguration of a programmable logic device using internal control2005
Partial reconfiguration of a programmable logic device using an on-chip processo2005
Negative voltage detector2003
Clock enable control circuit for flip flops2002
Simplified 5V tolerance circuit for 3.3V I/O design2002