Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable SRAM and DRAM cache interface with preset access priorities

Programmable SRAM and DRAM cache interface with preset access priorities

US Patent 6151664 · Granted Nov 21, 2000

Estimated economic value: $39,339,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Communication systems for power supply noise reduction2024
Hierarchical ring-based interconnection network for symmetric multiprocessors2024
Communication systems for power supply noise reduction2024
Hierarchical ring-based interconnection network for symmetric multiprocessors2023
Analysis of verification parameters for training reduction2022
Multifunction communication interface supporting memory sharing among data proce2022
Translation invalidation in a translation cache serving an accelerator2021
Integrated circuit and data processing system supporting address aliasing in an 2021
Reducing time of day latency variation in a multi processor system2021
Integrated circuit and data processing system supporting attachment of a real ad2020
Integrated circuit and data processing system having a configurable cache direct2020
ACK clock compensation for high-speed serial communication interfaces2020