Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combination test structures for in-situ measurements during fabrication of semiconductor devices

Combination test structures for in-situ measurements during fabrication of semiconductor devices

US Patent 6150669 · Granted Nov 21, 2000

Estimated economic value: $46,006,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Small grain size polysilicon engineering for threshold voltage mismatch improvem2025
Shallow trench isolation structure with nitride pullback by implantation treatme2025
Integration scheme to build resistor, capacitor, efuse using silicon-rich dielec2025
Polysilicon resistor implant for reduced resistance temperature coefficient vari2025
Channel stop and well dopant migration control implant for reduced MOS threshold2025
Advanced poly resistor and CMOS transistor2025
Semiconductor device with low noise transistor and low temperature coefficient r2025
Semiconductor device with diffusion suppression and LDD implants and an embedded2024
Damage implantation of cap layer2024
High resistance poly resistor2024
Carbon, nitrogen and/or fluorine co-implants for low resistance transistors2024
Two-rotation gate-edge diode leakage reduction for MOS transistors2024