Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for generating addresses in a SRAM built-in self test circuit using a single-direction counter

Apparatus and method for generating addresses in a SRAM built-in self test circuit using a single-direction counter

US Patent 6148426 · Granted Nov 14, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Light cylinder, dispenser, and light cylinder manufacturing method2020
Light cylinder and light device using the same2018
Battery charging status indicator for electric vehicle2017
Verification of SoC scan dump and memory dump operations2014
Programmable test clock generation responsive to clock signal characterization2010
Circuitry to prevent peak power problems during scan shift2010
Interface test circuitry and methods2010
Programmable in-situ delay fault test clock generator2009
Built-in self test circuit employing a linear feedback shift register2004
Semiconductor integrated circuit device with scan signal converting circuit2004
Programmable built-in self-test system for semiconductor memory device2003
SEMICONDUCTOR DEVICE INCLUDING BUILT-IN REDUNDANCY ANALYSIS CIRCUIT FOR SIMULTAN2003