Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating point unit having a unified adder-shifter design

Floating point unit having a unified adder-shifter design

US Patent 6148315 · Granted Nov 14, 2000

Estimated economic value: $10,102,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase tracking and correction architecture2025
Transforming a logical netlist into a hierarchical parasitic netlist2024
Memory instance reconfiguration using super leaf cells2023
Frequency doubler with duty cycle correction2023
Calibration of sampling-based multiplying delay-locked loop (MDLL)2022
Scan chain modification for reduced leakage2015
Address decoding circuits for reducing address and memory enable setup time2014
Memory device with area efficient power gating circuitry2013
Scan chain modification for reduced leakage2013
Parallel mash ΔΣ modulator2012
Scan chain modification for reduced leakage2009
Crosstalk noise reduction circuit and method2008