Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Calibration of sampling-based multiplying delay-locked loop (MDLL)

Calibration of sampling-based multiplying delay-locked loop (MDLL)

US Patent 11411569 · Granted Aug 9, 2022

Estimated economic value: $28,727,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase tracking and correction architecture2025
Phase tracking and correction architecture2025
Dual-path phase locked loop (PLL) with closed-loop VCO temperature compensation2025
High linearity modes in wireless receivers2024
Programmable baseband filter for selectively coupling with at least a portion of2024
Dynamic subharmonic mixing for power reduction in wireless communications2024
Frequency doubler with duty cycle correction2023
Frequency doubler with duty cycle correction2023
Frequency doubler with duty cycle correction2023
Frequency doubler with duty cycle correction2023
Phase interpolation-based fractional-N sampling phase-locked loop2022
Phase interpolation-based fractional-N sampling phase-locked loop2022