Home › Method to reduce gate-to-local interconnect capacitance using a low dielectric constant material for LDD spacer

Method to reduce gate-to-local interconnect capacitance using a low dielectric constant material for LDD spacer

US Patent 6137126 · Granted Oct 24, 2000

Estimated economic value: $7,838,000 ⓘ

Assignee