Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Planar cache layout and instruction stream therefor

Planar cache layout and instruction stream therefor

US Patent 6131152 · Granted Oct 10, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-resonant oscillator/clock2025
Method and apparatus for low latency charge coupled decision feedback equalizati2024
Multi-resonant oscillator/clock2023
Method and apparatus for low latency charge coupled decision feedback equalizati2023
Processor branch cache with secondary branches2017
Instruction cache with way prediction2016
Multi-variable multi-wire interconnect2014
Compressed instruction format for use in a VLIW processor2013
Compressed instruction format for use in a VLIW processor2013
Compressed instruction format for use in a VLIW processor2004
Compressed instruction format for use in a VLIW processor2004
Dynamic termination logic driver with improved impedance control2003