Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compressed instruction format for use in a VLIW processor

Compressed instruction format for use in a VLIW processor

US Patent 6704859 · Granted Mar 9, 2004

Estimated economic value: $1,097,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-resonant oscillator/clock2025
Method and apparatus for low latency charge coupled decision feedback equalizati2024
Multi-resonant oscillator/clock2023
Method and apparatus for low latency charge coupled decision feedback equalizati2023
Processor branch cache with secondary branches2017
Instruction cache with way prediction2016
Multi-variable multi-wire interconnect2014
Compressed instruction format for use in a VLIW processor2013
Compressed instruction format for use in a VLIW processor2013
Dynamic termination logic driver with improved impedance control2003
Voltage regulator circuit for attenuating inductance-induced on chip supply vari2003
Dynamic termination logic driver with improved impedance control2002