Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a N-nary logic circuit using capacitance isolation

Method and apparatus for a N-nary logic circuit using capacitance isolation

US Patent 6124735 · Granted Sep 26, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Private memory management using utility thread2025
Color state techniques for graphics processors2025
Hardware support for conversion between integer and floating-point data2025
Preemption techniques for memory-backed registers2025
Memory bit cell for in-memory computation2025
On-demand memory allocation2025
Scan chain analysis using predefined capture signature2025
Multi-stage thread scheduling2025
System control using sparse data2024
Data pattern based cache management2024
SIMD operand permutation with selection from among multiple registers2024
Cache footprint management2024