Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiprocessor cache coherence directed by combined local and global tables

Multiprocessor cache coherence directed by combined local and global tables

US Patent 6088769 · Granted Jul 11, 2000

Estimated economic value: $21,738,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Light symbol projection device2023
Scheduling instructions in a cascaded delayed execution pipeline to minimize pip2014
Cascaded delayed float/vector execution pipeline2014
Multiprocessor computer system and method having at least one processor with a d2013
Highly tunable, low jitter optical clock generation2013
Cache line use history based done bit modification to D-cache replacement scheme2013
Cache line use history based done bit modification to I-cache replacement scheme2012
Predicated issue for conditional branch instructions2012
Cache line use history based done bit modification to D-cache replacement scheme2012
Scalar precision float implementation on the “W” lane of vector unit2012
D-cache line use history based done bit based on successful prefetchable counter2012
Store misaligned vector with permute2012