Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming an integrated circuit having spacer after shallow trench fill and integrated circuit formed thereby

Method of forming an integrated circuit having spacer after shallow trench fill and integrated circuit formed thereby

US Patent 6087709 · Granted Jul 11, 2000

Estimated economic value: $82,106,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method for alignment of vertically stacked wafers and die2021
Device and method for alignment of vertically stacked wafers and die2020
FinFET device having a partially dielectric isolated fin structure2019
Device and method for alignment of vertically stacked wafers and die2018
Method for the formation of a finFET device with epitaxially grown source-drain 2017
Method for the formation of a FinFET device with epitaxially grown source-drain 2017
Method for the formation of a FinFET device having partially dielectric isolated2016
Device and method for alignment of vertically stacked wafers and die2016
Method for the formation of a FinFET device having partially dielectric isolated2015
Device and method for alignment of vertically stacked wafers and die2013
Method of determining pressure to apply to wafers during a CMP2013
Copper interconnect structure having a graphene cap2013