Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming vertical interconnect process for silicon segments with dielectric isolation

Method for forming vertical interconnect process for silicon segments with dielectric isolation

US Patent 6080596 · Granted Jun 27, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of using processing oven2025
Method of improving the adhesion strength of metal-organic interfaces in electro2024
Method of using processing oven2023
Increasing adhesion of metal-organic interfaces by silane vapor treatment2023
Method of using processing oven2022
Method of using a processing oven2022
Method for efficient coating of substrates including plasma cleaning and dehydra2013
Assembly having stacked die mounted on substrate2013
Die assembly having electrical interconnect2009
Silicon segment programming apparatus and three terminal fuse configuration2002
Conductive epoxy flip-chip on chip2001
Vertical interconnect process for silicon segments with dielectric isolation2001