Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a native MOS P-channel transistor with a process for manufacturing non-volatile memories

Method for manufacturing a native MOS P-channel transistor with a process for manufacturing non-volatile memories

US Patent 6063663 · Granted May 16, 2000

Estimated economic value: $56,347,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic memory device having high density non-volatile memory cells and a red2008
Process for manufacturing a dual charge storage location memory cell2006
Process for manufacturing a dual charge storage location memory cell2006
Process for manufacturing a dual charge storage location memory cell2006
MOS device and a process for manufacturing MOS devices using a dual-polysilicon 2006
MOS device and process for manufacturing MOS devices using dual-polysilicon laye2006
Process for manufacturing a dual charge storage location memory cell2004
Process for manufacturing a dual charge storage location memory cell2004
Process for manufacturing a dual charge storage location memory cell2004
Multi-emitter bipolar transistor for bandgap reference circuits2004
Process for manufacturing semiconductor integrated memory devices with cells mat2002
Process for manufacturing semiconductor integrated memory devices with cells mat2002