Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low pressure baked HSQ gap fill layer following barrier layer deposition for high integrity borderless vias

Low pressure baked HSQ gap fill layer following barrier layer deposition for high integrity borderless vias

US Patent 6046104 · Granted Apr 4, 2000

Estimated economic value: $6,962,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shallow trench isolation formation with ion implantation2003
Sidewall treatment for low dielectric constant (low K) materials by ion implanta2003
Prevention of dopant out-diffusion during silicidation and junction formation2002
Shallow trench isolation formation with two source/drain masks and simplified pl2002
Method of forming junction-leakage free metal silicide in a semiconductor wafer 2001
Method of forming junction-leakage free metal silicide in a semiconductor wafer 2001
Formation of junctions by diffusion from a doped film at silicidation2001
Stepper alignment mark structure for maintaining alignment integrity2001
Method of forming junction leakage free metal silicide in a semiconductor wafer 2001
Shallow trench isolation formation without planarization mask2001
Formation of junctions by diffusion from a doped amorphous silicon film during s2001
Method of forming ultra-shallow junctions in a semiconductor wafer with deposite2000