Home › Programmable clock manager for a programmable logic device that can implement delay-locked loop functions

Programmable clock manager for a programmable logic device that can implement delay-locked loop functions

US Patent 6043677 · Granted Mar 28, 2000

Estimated economic value: $96,697,000 ⓘ

Assignee