Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Computer system that places a cache memory into low power mode in response to special bus cycles executed on the bus

US Patent 6041401 · Granted Mar 21, 2000

Estimated economic value: $101,992,000

Assignee

Inventors

View full patent text on Google Patents →