Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Token mechanism for cache-line replacement within a cache memory having redundant cache lines

Token mechanism for cache-line replacement within a cache memory having redundant cache lines

US Patent 6041390 · Granted Mar 21, 2000

Estimated economic value: $35,798,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Operation of a multi-slice processor implementing a unified page walk cache2021
Hazard detection of out-of-order execution of load and store instructions in pro2021
SRAM memory having subarrays with common IO block2020
Operation of a multi-slice processor implementing exception handling in a nested2020
Speeding up younger store instruction execution after a sync instruction2020
Operation of a multi-slice processor implementing a unified page walk cache2020
Hazard detection of out-of-order execution of load and store instructions in pro2019
Address translation for sending real address to memory subsystem in effective ad2019
Flush avoidance in a load store unit2019
Address translation for sending real address to memory subsystem in effective ad2019
Speeding up younger store instruction execution after a sync instruction2018
Operation of a multi-slice processor implementing exception handling in a nested2018