Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Distributed shared memory system having a first node that prevents other nodes from accessing requested data until a processor on the first node controls the requested data

Distributed shared memory system having a first node that prevents other nodes from accessing requested data until a processor on the first node controls the requested data

US Patent 6041376 · Granted Mar 21, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices transferring cache lines, including metadata on external links2025
High performance interconnect2025
High performance interconnect2025
Devices transferring cache lines, including metadata on external links2024
Method and system for sequencing data checks in a packet2024
High performance interconnect2023
Traffic class arbitration based on priority and bandwidth allocation2022
Method and system for sequencing data checks in a packet2022
High performance interconnect2022
Technologies for ethernet gateway congestion management in high-performance comp2021
Multiple transaction data flow control unit for high-speed interconnect2021
Ethernet enhancements2021