Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing two variables in alternate clock cycles during data transmission for monitoring when a data burst is close to completion

Reducing two variables in alternate clock cycles during data transmission for monitoring when a data burst is close to completion

US Patent 6041369 · Granted Mar 21, 2000

Estimated economic value: $320,694,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for combining CMP process tracking data with 3D printed CMP consumabl2024
Techniques for combining CMP process tracking data with 3D printed CMP consumabl2020
Correctable error filtering for input/output subsystem2018
Virtualized I/O device sharing within a distributed processing node system2018
Congestion management in distributed systems using autonomous self-regulation2018
Ring controller for PCIe message handling2017
Input/output device including a host interface for processing function level res2013
System and method for discovering and protecting shared allocated resources in a2013
Input/output device including a mechanism for error handling in multiple process2013
Input/output device including a mechanism for transaction layer packet processin2012
System and method for discovering and protecting allocated resources in a shared2012
Input/output device including a mechanism for accelerated error handling in mult2012