Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output device including a mechanism for accelerated error handling in multiple processor and multi-function systems

Input/output device including a mechanism for accelerated error handling in multiple processor and multi-function systems

US Patent 8286027 · Granted Oct 9, 2012

Estimated economic value: $32,637,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller cryptographic data quantization using a cache2025
Key management system2025
NoC buffer management for virtual channels2024
Systems and methods to transport memory mapped traffic amongst integrated circui2024
Dynamically allocated buffer pooling2024
Techniques for combining CMP process tracking data with 3D printed CMP consumabl2024
Distributed look-ahead routing in network-on-chip2024
Localized NoC switching interconnect for high bandwidth interfaces2023
NoC relaxed write order scheme2023
NOC peripheral interconnect interrogation scheme2021
Techniques for combining CMP process tracking data with 3D printed CMP consumabl2020
Correctable error filtering for input/output subsystem2018