Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing page size in mixed memory array using address multiplexing

Optimizing page size in mixed memory array using address multiplexing

US Patent 6041016 · Granted Mar 21, 2000

Estimated economic value: $323,907,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized memory addressing2009
Method and apparatus for flexible and programmable clock crossing control with d2007
Optimized memory addressing2007
Method and apparatus for dynamic timing of memory interface signals2006
Cross chip transfer mechanism for a memory repeater chip in a Dram memory system2003
Pre-decode conditional command generation for reduced SDRAM cycle latency2002
Method and apparatus for detecting time domains on a communication channel2002
Selective automatic precharge of dynamic random access memory banks2001
Method and apparatus for dynamically placing portions of a memory in a reduced p2000
Method and apparatus for automatically correcting errors detected in a memory su1999
Method and apparatus for dynamically placing portions of a memory in a reduced p1998
Method and apparatus providing fast access to a shared resource on a computer bu1997