Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for simultaneously fabricating capacitor structures, for giga-bit DRAM cells, and peripheral interconnect structures, using a dual damascene process

US Patent 6037216 · Granted Mar 14, 2000

Assignee

Inventors

View full patent text on Google Patents →