Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flattening process for epitaxial semiconductor wafers

Flattening process for epitaxial semiconductor wafers

US Patent 6030887 · Granted Feb 29, 2000

Estimated economic value: $25,229,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for forming single crystal silicon ingots with improved resistivity cont2024
Radio frequency silicon on insulator structure with superior performance, stabil2024
Radio frequency silicon on insulator wafer platform with superior performance, s2024
Resistivity stabilization measurement of fat neck slabs for high resistivity and2023
Radio frequency silicon on insulator structure with superior performance, stabil2023
Radio frequency silicon on insulator wafer platform with superior performance, s2022
Radio frequency silicon on insulator structure with superior performance, stabil2021
Radio frequency silicon on insulator wafer platform with superior performance, s2021
Methods for forming single crystal silicon ingots with improved resistivity cont2021
Sample rod growth and resistivity measurement during single crystal silicon ingo2020
High resistivity silicon-on-insulator substrate comprising a charge trapping lay2020
Methods for determining the resistivity of a polycrystalline silicon melt2020