Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed by He—N2 co-implantation

High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed by He—N2 co-implantation

US Patent 10796945 · Granted Oct 6, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer boats for supporting semiconductor wafers in a furnace2025
Wafer boats for supporting semiconductor wafers in a furnace2024
Methods for forming single crystal silicon ingots with improved resistivity cont2024
Radio frequency silicon on insulator structure with superior performance, stabil2024
Radio frequency silicon on insulator wafer platform with superior performance, s2024
Methods for stripping and cleaning semiconductor structures2023
Resistivity stabilization measurement of fat neck slabs for high resistivity and2023
Radio frequency silicon on insulator structure with superior performance, stabil2023
Radio frequency silicon on insulator wafer platform with superior performance, s2022
High resistivity silicon-on-insulator substrate having enhanced charge trapping 2022
High resistivity silicon-on-insulator wafer manufacturing method for reducing su2021
High resistivity silicon-on-insulator structure and method of manufacture thereo2021