Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming dual-gate CMOS for dynamic random access memory

Method for forming dual-gate CMOS for dynamic random access memory

US Patent 6030861 · Granted Feb 29, 2000

Estimated economic value: $108,931,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for secondary cell (SCell) enhancements in wireless commun2025
Air ventilated protection suit2014
Front stage process of a fully depleted silicon-on-insulator device2003
Front stage process of a fully depleted silicon-on-insulator device and a struct2002
Method for forming doped regions on an SOI device2001
Self-aligned contact through a conducting layer2000
Implant screen and method2000
Process for forming a metal-silicide gate for dynamic random access memory1999
Capacitor over bitline DRAM cell1997
Pass transistor for a 256 megabit dram with negatively biased substrate1996
Processing apparatus1989