Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Front stage process of a fully depleted silicon-on-insulator device and a structure thereof

Front stage process of a fully depleted silicon-on-insulator device and a structure thereof

US Patent 6476448 · Granted Nov 5, 2002

Estimated economic value: $1,301,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for secondary cell (SCell) enhancements in wireless commun2025
Heterogeneously integrated semiconductor device and manufacturing method thereof2022
Transistor with asymmetric source and drain regions2022
Transistor with asymmetric source and drain regions2021
Heterogeneously integrated semiconductor device and manufacturing method thereof2020
Field-effect transistor structure having two-dimensional transition metal dichal2019
Transistor with asymmetric source and drain regions2019
Junction FET semiconductor device with dummy mask structures for improved dimens2019
Inductive spin-orbit torque device and method for fabricating the same2019
Environment monitoring system and vibration sensing device2019
Heterogeneously integrated semiconductor device and manufacturing method thereof2018
Method of forming capacitor structure2018