Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamically sizing a bus transaction for dual bus size interoperability based on bus transaction signals

Dynamically sizing a bus transaction for dual bus size interoperability based on bus transaction signals

US Patent 6014720 · Granted Jan 11, 2000

Estimated economic value: $302,834,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor with sleep and deep sleep modes2000
Processor with sleep and deep sleep modes2000
Apparatus and method for swapping the byte order of a data item to effectuate me1999
Memory management system including an inclusion bit for maintaining cache cohere1999
Identification of the distinction between the beginning of a new write back cycl1998
Method and apparatus for selecting a mode for updating external memory1997
Method and apparatus for selecting a mode for updating external memory1997
Multiported cache and systems1997
System and method having processor with selectable burst or no-burst write back 1997
Interleaved cache for multiple accesses per clock cycle in a microprocessor1996