Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for built-in self test of integrated circuits providing for separate row and column addresses

Method and apparatus for built-in self test of integrated circuits providing for separate row and column addresses

US Patent 6011748 · Granted Jan 4, 2000

Estimated economic value: $13,681,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic database management system and method2007
Dynamic database management system and method2007
Automatic generation of join graphs for relational database queries2006
Software development tool employing workflows for developing user interactive pr2005
Software development tool employing workflows for developing user interactive pr2005
Method and apparatus for determining fault sources for device failures2005
Partitionable embedded circuit test system for integrated circuit2003
Field programmable gate array with program encryption2002
Built-in spare row and column replacement analysis system for embedded memories2001
Timing delay generator and method including compensation for environmental varia2000
Timing delay generator and method including compensation for environmental varia2000
Method and apparatus for built-in self test of integrated circuits2000