Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for alignment of openings in semiconductor fabrication

Method and system for alignment of openings in semiconductor fabrication

US Patent 5998226 · Granted Dec 7, 1999

Estimated economic value: $13,290,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alignment of openings in semiconductor fabrication2001
Reduced voltage quiescent current test methodology for integrated circuits2001
Testing ESD protection schemes in semiconductor integrated circuits1999