Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced voltage quiescent current test methodology for integrated circuits

Reduced voltage quiescent current test methodology for integrated circuits

US Patent 6239609 · Granted May 29, 2001

Estimated economic value: $20,845,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable vias for structured ASICs2012
Method and apparatus for avoiding dicing chip-outs in integrated circuit die2008
Embedded redistribution interposer for footprint compatible chip package convers2006
Method for designing application specific integrated circuit structure2004
Statistical decision system2004
Utilizing a technology-independent system description incorporating a metal laye2004
Test limits based on position2003
Alignment of openings in semiconductor fabrication2001
Corrosion sensitivity structures for vias and contact holes in integrated circui2001
On-chip misalignment indication2001
Method of selecting and synthesizing metal interconnect wires in integrated circ2001
Performance monitoring circuitry for integrated circuits2001